





TASK 1- HALF ADDER SIMULATION RESULTS (SCREENSHOTS)





Logisim: main of halfadder_ckt

File Edit Project Simulate Window Help

Wiring Gates Plexers Arithmetic Memory Input/Output Base

halfadder_ckt*

- main
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base

Circuit: main

Circuit Name	main
Shared Label	
Shared Label Facing	East
Shared Label Font	SansSerif Plain 12

100%

HALF ADDER CIRCUIT

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

a	b	x	y
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Build Circuit

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

Output:

Format:

		b	
		0	1
a	0	0	1
	1	1	0

$\bar{a}b + a\bar{b}$

Set As Expression

Build Circuit

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

Output:

Format: Sum of products

			b
		0	1
a	0	0	0
	1	0	1
		a	b

Set As Expression

Build Circuit

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

Output:

$\bar{a}b + a\bar{b}$

$\sim a \ b + a \ \sim b$

Clear Revert Enter

Build Circuit

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

Output:

a b

a b

Clear Revert Enter

Build Circuit